|
spl loader和uboot都可以通过开源代码编译,但是中间spl跳转到uboot是通过一个Trust Firmware.
从log知道大概干了啥,但是还是想问一下有没有开源的代码可以替换呢?
或者如果想精简一下boot流程,这个Trust FW可以去掉吗?直接从SPL loader跳到U-boot执行会不会有什么问题?
Theo debug: U-Boot SPL board initTheo debug: update 2Theo debug: U-Boot SPL 2017.09-g09fb47fbbb-dirty #root (Jul 28 2021 - 18:25:14)Theo debug: U-Boot SPL board init doneunknown raw ID phNunrecognized JEDEC id bytes: 00, 00, 00Theo debug: Trying to boot from MMC2MMC error: The cmd index is 1, ret is -110Card did not respond to voltage select!mmc_init: -95, time 10spl: mmc init failed with error: -95Theo debug: Trying to boot from MMC1No misc partition## Verified-boot: 0## Checking atf-1 0x00040000 ... sha256+ OK## Checking uboot 0x00a00000 ... sha256+ OK## Checking fdt 0x00b20498 ... sha256+ OK## Checking atf-2 0xfdcc9000 ... sha256+ OK## Checking atf-3 0xfdcd0000 ... sha256+ OK## Checking optee 0x08400000 ... sha256+ OKTheo debug: Jumping to U-Boot(0x00a00000) via ARM Trusted Firmware(0x00040000)Total: 211.334 msINFO: Preloader serial: 2NOTICE: BL31: v2.3():v2.3-135-gcda1658bc-dirty:xsfNOTICE: BL31: Built : 14:19:26, Jun 1 2021INFO: GICv3 without legacy support detected.INFO: ARM GICv3 driver initialized in EL3INFO: pmu v1 is validINFO: dfs DDR fsp_param[0].freq_mhz= 1560MHzINFO: dfs DDR fsp_param[1].freq_mhz= 324MHzINFO: dfs DDR fsp_param[2].freq_mhz= 528MHzINFO: dfs DDR fsp_param[3].freq_mhz= 780MHzINFO: Using opteed sec cpu_context!INFO: boot cpu mask: 0INFO: BL31: Initializing runtime servicesINFO: BL31: Initializing BL32I/TC: I/TC: Start rockchip platform initI/TC: Rockchip release version: 1.0I/TC: OP-TEE version: 3.6.0-307-g0b06ae94 #1 Fri May 7 01:52:27 UTC 2021 aarch64I/TC: InitializedINFO: BL31: Preparing for EL3 exit to normal worldINFO: Entry point address = 0xa00000INFO: SPSR = 0x3c9
|
|